Biblio
A 64 kb differential single-port 12T SRAM design with a bit-interleaving scheme for low-voltage operation in 32 nm SOI CMOS. Computer Design (ICCD), 2016 IEEE 34th International Conference on.
.
2016. Clock Design and Synthesis. Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology: Circuit Design, and Process Technology. :261.
.
2016. OpenRAM: An open-source memory compiler. Proceedings of the 35th International Conference on Computer-Aided Design.
.
2016. CMCS: Current-Mode Clock Synthesis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 25:1054–1062.
.
2017. Energy Savings and Performance Improvement in Subthreshold Using Adaptive Body Bias. Proceedings of the on Great Lakes Symposium on VLSI 2017.
.
2017.